

101




Figure #1




Figure 2A




Figure 2B




Figure 2C

/ 301




Figure #3

/ 401




Figure #4

50+






Figure 5


601



611



621



HV3 packets

Fig 6




Figure #7




Figure 8




Figure # 10




Figure # 11




Figure 12

Figure 13




Figure 14 , 1401

Firmware-generated headers for packets and fragments

Tx FIFO

HCI Layer - 1403

1405

FIRMWARE PACKET #1
124 bytes

FIRMWARE PACKET #2
124 bytes

Firmware packets

61-byte
payload

63-byte
payload

61-byte
payload

63-byte
payload

61-byte
payload

63-byte
payload

fragments

BB PACKET PAYLOAD #1
DM3, 121 bytes


BB PACKET PAYLOAD #2
DM3, 121 bytes

BB PACKET #3
DM3, 121 bytes

BB packets formed by segmenter

1411

Hardware-generated headers



t

TX

RX

TX

RX

TX

RX

TX

RX

BB PACKET #1
DM3

DM1

SCD
5

SCD
5

BB PACKET #2
DM3

DM1

SCD
5

SCD
5


1413

RX EVENT for DM1


• RX EVENT for DM1
• TX CONFIRMATION EVENT
for FIRMWARE PACKET #1

beginning of
write
operations

end of write
operations



ARQ=1



ARQ=1

The diagram illustrates the architecture of a Bluetooth system, showing the flow of data and control between various components. The components are organized into four main functional blocks, connected by bidirectional arrows indicating communication flow.

- Bluetooth RF (1523):** The topmost block, responsible for radio frequency communication. It contains an **RF/IF** (Radio Frequency/Intermediate Frequency) section.
- Bluetooth Baseband (1517):** The second block, which interfaces with the RF module. It contains a **Baseband Controller** (1515) and **HCI Hardware** (1513). The Baseband Controller is connected to the RF/IF section and the HCI Hardware. The HCI Hardware is connected to the Baseband Controller and the Physical Bus Hardware.
- Physical Bus Hardware (1509):** The third block, which interfaces with the Baseband Controller and the Bluetooth Host. It contains **Physical Bus (USB, PC Card, Other) Firmware** (1521).
- Bluetooth Host (1501):** The bottommost block, which interfaces with the Physical Bus Hardware. It contains three layers:
 - Physical Bus (USB, PC Card, Other) Driver** (1507): The top layer of the host stack, which interfaces with the Physical Bus Hardware.
 - HCI Driver** (1505): The middle layer, which interfaces with the Physical Bus Driver and the HCI Hardware.
 - Other Higher Layer Driver** (1503): The bottom layer, which interfaces with the HCI Driver.

The flow of data and control is as follows:

- The **Bluetooth RF** module communicates with the **Baseband Controller** in the **Bluetooth Baseband** block.
- The **Baseband Controller** communicates with the **HCI Hardware** in the **Bluetooth Baseband** block.
- The **HCI Hardware** communicates with the **Physical Bus Hardware** block.
- The **Physical Bus Hardware** block communicates with the **Physical Bus (USB, PC Card, Other) Driver** in the **Bluetooth Host** block.
- The **Physical Bus (USB, PC Card, Other) Driver** in the **Bluetooth Host** block communicates with the **HCI Driver** in the **Bluetooth Host** block.
- The **HCI Driver** in the **Bluetooth Host** block communicates with the **Other Higher Layer Driver** in the **Bluetooth Host** block.

FIGURE 15




FIGURE 16

1701




Figure 17




Figure 18

1901




Figure 19A




Figure 19B

2001

Range Label	Min Bytes In Buffer	Max Bytes In Buffer	1 st Choice	2 nd Choice	3 rd Choice	4 th Choice	5 th Choice	6 th Choice
a	0	0	NULL	NULL	NULL	NULL	NULL	NULL
b	1	17	DM1	DF1	DM3	DF3	DM5	DF5
c	18	27	DF1	DM3	DF3	DM5	DF5	DM1
d	28	121	DM3	DF3	DM5	DF5	DF1	DM1
e	122	133	DF3	DM5	DF5	DM3	DF1	DM1
f	134	223	DM5	DF5	DF3	DM3	DF1	DM1
g	224	339	DF5	DM5	DF3	DM3	DF1	DM1
h	339		DF5	DM5	DF3	DM3	DF1	DM1

Figure 20

[illegible]

Figure 1. Example of a Fragment Chooser for 16 fragments, $N = 4$




Figure 21

Figure 22 Circuit to calculate CLK mod T, where CLK is 27 bits and T is 8 bits.




Figure 22

Figure 3. Example calculation: $115307261 \bmod 135$




Figure 23





Figure 24




Figure 25

L2CAP PACKET FLUSH STATE MACHINE




Figure 26

L2CAP PACKET TRANSMIT STATE MACHINE




Figure 27